Benchmark Tests on the New IBM RISC System/6000 590 Workstation

نویسندگان

چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Benchmark Tests on a Silicon Graphics R8000-Based Workstation

This note describes a performance evaluation of a workstation based on the Silicon Graphics R8000 microprocessor running at 75 MHz. The evaluation is based on a variety of Fortran77 benchmark codes that have a range of computational characteristics and that represent Los Alamos National Laboratory applications. Benchmark data from the R8000 system are compared with those from an IBM RISC System...

متن کامل

Low-Latency Communication on the IBM RISC

The IBM SP is one of the most powerful commercial MPPs, yet, in spite of its fast processors and high network bandwidth, the SP's communication latency is inferior to older machines such as the TMC CM-5 or Meiko CS-2. This paper investigates the use of Active Messages (AM) communication primitives as an alternative to the standard message passing in order to reduce communication overheads and t...

متن کامل

the washback effect of discretepoint vs. integrative tests on the retention of content in knowledge tests

در این پایان نامه تاثیر دو نوع تست جزیی نگر و کلی نگر بر به یادسپاری محتوا ارزیابی شده که نتایج نشان دهندهکارایی تستهای کلی نگر بیشتر از سایر آزمونها است

15 صفحه اول

System Utilization Benchmark on the Cray T3E and IBM SP

Obtaining maximum utilization of parallel systems continues to be an active area of research and development. This article outlines a new benchmark, called the Eflectiwe System Performance (ESP) test, designed to provide a utilization metric that is transferable between systems and illuminate the effects of various scheduling parameters. Results with discussion are presented for the Cray T3E an...

متن کامل

Embedded RISC Processor Selection February 1993 Benchmark

INTERRUPT RESPONSE TIME The Am29000 processor is free of microcode which can greatly influence a systems interrupt architecture. Typically, when an interrupt occurs on a CISC type processor, a context frame is saved on a memory stack. A 29K Family user is not constrained by built-in microcode and is free to construct a scheme which reduces overheads and better suits real-time system requirements.

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Scientific Programming

سال: 1995

ISSN: 1058-9244,1875-919X

DOI: 10.1155/1995/269236